Regviz

Espressif Systems /ESP32-P4 /SPI1 /SPI_MEM_INT_RAW

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SPI_MEM_INT_RAW

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-P4/SPI1/SPI_MEM_INT_RAW#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SPI_MEM_PER_END_INT_RAW)SPI_MEM_PER_END_INT_RAW 0 (SPI_MEM_PES_END_INT_RAW)SPI_MEM_PES_END_INT_RAW 0 (SPI_MEM_WPE_END_INT_RAW)SPI_MEM_WPE_END_INT_RAW 0 (SPI_MEM_SLV_ST_END_INT_RAW)SPI_MEM_SLV_ST_END_INT_RAW 0 (SPI_MEM_MST_ST_END_INT_RAW)SPI_MEM_MST_ST_END_INT_RAW 0 (SPI_MEM_BROWN_OUT_INT_RAW)SPI_MEM_BROWN_OUT_INT_RAW

Description

SPI1 interrupt raw register

Fields

SPI_MEM_PER_END_INT_RAW

The raw bit for SPI_MEM_PER_END_INT interrupt. 1: Triggered when Auto Resume command (0x7A) is sent and flash is resumed successfully. 0: Others.
SPI_MEM_PES_END_INT_RAW

The raw bit for SPI_MEM_PES_END_INT interrupt.1: Triggered when Auto Suspend command (0x75) is sent and flash is suspended successfully. 0: Others.
SPI_MEM_WPE_END_INT_RAW

The raw bit for SPI_MEM_WPE_END_INT interrupt. 1: Triggered when WRSR/PP/SE/BE/CE is sent and flash is already idle. 0: Others.
SPI_MEM_SLV_ST_END_INT_RAW

The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. 1: Triggered when spi1_slv_st is changed from non idle state to idle state. It means that SPI_CS raises high. 0: Others
SPI_MEM_MST_ST_END_INT_RAW

The raw bit for SPI_MEM_MST_ST_END_INT interrupt. 1: Triggered when spi1_mst_st is changed from non idle state to idle state. 0: Others.
SPI_MEM_BROWN_OUT_INT_RAW

The raw bit for SPI_MEM_BROWN_OUT_INT interrupt. 1: Triggered condition is that chip is loosing power and RTC module sends out brown out close flash request to SPI1. After SPI1 sends out suspend command to flash, this interrupt is triggered and MSPI returns to idle state. 0: Others.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data